ECL Storage Elements: Modeling of Faulty Behavior - Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on

نویسندگان

  • P. Carrai
  • G. M. Cortelazzo
چکیده

Bipolar emitter coupled logic (ECL) devices can now be fabricated at very high densities and much lower power consumption. Behavior of two different ECL storage element implementations are examined in the presence of physical faults. While fault models for some implementations of CMOS storage elements have been examined, not much attention has been paid to ECL storage elements. The conventional stuck-at fault model termed minimal fault model assumes that an input(output) of a storage element can be stuck-at-1 or 0. The minimal fault model may not model the behavior under certain physical failures in a storage element. The enhanced fault model providing higher coverage of physical failures is presented.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Modeling and Simulation of Substrate Noise in Mixed-Signal Circuits Applied to a Special VCO

The mixed-signal circuits with both analog and digital blocks on a single chip have wide applications in communication and RF circuits. Integrating these two blocks can cause serious problems especially in applications requiring fast digital circuits and high performance analog blocks. Fast switching in digital blocks generates a noise which can be introduced to analog circuits by the common su...

متن کامل

MOCA ARM: Analog Reliability Measurement based on Monte Carlo Analysis

Due to the expected increase of defects in circuits based on deep submicron technologies, reliability has become an important design criterion. Although different approaches have been developed to estimate reliability in digital circuits and some measuring concepts have been separately presented to reveal the quality of analog circuit reliability in the literature, there is a gap to estimate re...

متن کامل

A Digital Phase Locked Loop based System for Nakagami -m fading Channel Model

Index Terms Computer Science [1] Fahim, A. M. And Elmasry, M. I. 2003. A Fast Lock Digital Phase-locked-loop Architecture For Wireless Applications, Ieee Transactions On Circuits And Systems-ii: Analog And Digital Signal Processing, Vol. 50, No. 2, Feb. , 2003. [2] Saber, M. , Jitsumatsu,y. And Khan, M. t. a. 2010. Design And Implementation Of Low Power Digital Phase-locked Loop, Proceedings Of...

متن کامل

New Clock-Feedthrough Compensation Scheme for Switched-Current Circuits - Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on

An improved clock-feedthrough compensation scheme for switched current system is proposed. Both the signal dependent and the constant clock-feedthrough terms are canceled by using both nMOS and pMOS current samplers and by adopting a source replication technique. The proposed current memory cell was fabricated with 0.6m CMOS process. Both experimental and theoretical results on clockfeedthrough...

متن کامل

Analog Circuit Observer Blocks - Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on

Analog and mixed-signal integrated circuits (IC’s) are rapidly becoming more complex. In addition to the traditional problems associated with testing IC’s, such as limited controllability and observability, analog and mixed-signal test is vulnerable to measurement induced errors. Constraints on measuring analog signals significantly increase the complexity and cost of testers for such circuits....

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998